Parallel Fourier Computation for power of 2 radices

Postgraduate Thesis uoadl:2800180 384 Read counter

Unit:
Κατεύθυνση Ηλεκτρονικός Αυτοματισμός (Η/Α, με πρόσθετη εξειδίκευση στην Πληροφορική και στα πληροφοριακά συστήματα)
Library of the School of Science
Deposit date:
2018-10-01
Year:
2018
Author:
Tzimas-Liosatos Georgios
Supervisors info:
Διονύσιος Ρεΐσης, Αναπληρωτής Καθηγητής, Φυσικής, ΕΚΠΑ
Original Title:
Παράλληλη Επεξεργασία Fourier για βάσεις δυνάμεις του 2
Languages:
English
Greek
Translated title:
Parallel Fourier Computation for power of 2 radices
Summary:
Fast Fourier Transform (FFT) is an algorithm for the efficient computation of Discreate Fourier Transform (DFT).
FFT converts a signal from time domain to a representation in the frequency domain and vice versa, achieving computational complexity of O(N\log{N}), instead of Ο(Ν^2) of the DFT.
This thesis presents an in-place addressing technique with parallel memory accessing without using intermediate stages of storing and loading.
This technique permutes the data tuples at storing, achieving small space complexity for memory and address generation circuit.
It can implements architectures supporting continuous flow of data, for single-radices and mixed-radices.
The resulting architectures, of the addressing technique, were designed in register-transfer level in VHDL, implemented for FPGA and finally they were tested using the appropriate simulation tools.
Main subject category:
Science
Keywords:
Fourier, FFT, VHDL, FPGA
Index:
Yes
Number of index pages:
2
Contains images:
Yes
Number of references:
13
Number of pages:
89
File:
File access is restricted only to the intranet of UoA.

msc_thesis_tzimas_final.pdf
1 MB
File access is restricted only to the intranet of UoA.